This paper examines recon gurable pipelined datapaths RaPiDs, a new architecture style for computation-intensive applications that bridges the cost performance gap between general purpose and application speci c architectures. RaPiDs can provide signi cantly higher performance than general purpose processors on a wide range of applications from the areas of video and signal processing, scienti c computing, and communications. Moreover, RaPiDs provide the exibility that doesn't come with application-speci c architectures.
1: Introduction
Many applications from a variety of elds including signal processing, scienti c computing, graphics, and communications represent great challenges for today's compiler and architecture designers. Enormous data sets and large computational requirements push compiler and architecture capabilities to the limit. The importance of e cient execution is seen in algorithms such as motion estimation for real-time video encoding and accurate low-power ltering for wireless communications. Such computation-intensive applications have been targeted to a variety of di erent architectures including general purpose processors, application speci c integrated circuits, and eld programmable compute engines. Each of these approaches makes tradeo s between the range supported applications and performance.
The most exible architectures are general purpose processors, including the large class of digital signal processors DSPs. To a c hieve performance for a wide range of applications, general purpose processors dedicate a substantial amount of die area to data Removing caches, crossbars, and register les frees up a tremendous amount of area that can be dedicated to compute resources, and reduces the communication delay b y shortening wires. Unfortunately, these removals also reduce the types of applications that can be computed on RaPiDs. Highly irregular computations, with complex addressing patterns, little reuse of data, and an absence of ne-grained parallelism will not map well to a RaPiD architecture. However, regular computation-intensive tasks like those found in digital signal processing, scienti c computing, graphics, and communications will reap great performance gains on RaPiDs over general purpose processors. In addition, a RaPiD provides the exibility that doesn't come with an ASIC.
The fundamental architectural features of RaPiDs have been developed in parallel with a programming language and compiler since a strong synergy exists between architecture, speci cation, and compilation. The user must be able to easily take advantage of the full capabilities of the architecture. In addition, the architecture must have facilities for easing the compilation of a given speci cation. To this end, specialized hardware is added to the architecture and special constructs are added to the language with the ultimate goal of making speci cation simple, compilation feasible, and hardware utilization high. Details of speci cation and compilation can be found in 3 .
This paper describes the RaPiD architecture in detail. The block diagram in Figure 1 breaks down RaPiD into a datapath, a control path, an instruction generator, and a stream manager. This paper discusses the fundamental features of each of these components. In particular, Section 2 introduces the datapath architecture, including how functional units and buses are used to form an application's datapath. Section 3 present s a n o vel architecture for the generation of control for the datapath, including details on the programmed controller architecture for instruction generation. Section 4 discusses how RaPiD interfaces with external memory through the stream manager. Finally, Section 5 introduces a benchmark architecture, and Section 6 analyses area, clock rate, and power requirements of this architecture in a speci c technology. 
2: RaPiD datapath architecture
A t ypical RaPiD datapath contains hundreds of functional units, ranging in complexity from a simple general purpose register to a multi-output booth-encoded multiplier with a con gurable shifter. The ability of the architecture to forward results between these functional units determines, in part, the range of applications that can be targeted. The interconnection method employed by many o f t o d a y's superscalar processors is a crossbar a completely exible interconnect any functional unit can forward results to any other which greatly simpli es instruction scheduling 7 . Unfortunately, the chip area of the crossbar scales with the square of the number of functional units. To a void this area expense, RaPiD borrows from FPGA architectures by i n terconnecting its functional units via a con gurable, segmented bus structure.
Since RaPiDs consist of coarse-grained, word-based functional units, the interconnect di ers from that of FPGAs. The buses are word-based instead of bit based and are arranged linearly as opposed to two-dimensionally. A linear structure is easily manageable; it simpli es the layout and reduces the control requirements. Functional units can be more tightly spaced, and there is no need for corner turning switches. Moreove r , a w ealth of research exists showing how m ultidimensional algorithms can be mapped to linear arrays 6, 1 0 , 8 , especially if some memories are embedded in the datapath since local memory can act like an extra dimension for deeply nested speci cations. The linear structure of the RaPiD datapath was shown in Figure 1 .
RaPiDs are targeted at word-based computations. The data-width, as well as the choice of xed-point or oating-point, are architectural design parameters. In most cases, the xed-point data width is between 8 and 32 bits, and both signed and unsigned data are supported. Multiple xed-point representations within the same width can be provided by con gurable shifters in the datapath. For example, it is often necessary to have a shifter follow a m ultiplier to allow the correct xed-point representation to be chosen for the multiplier output.
Operation errors like o ver ow cannot be handled as in normal processors. Instead, an extra tag bit is associated with each data value. The functional units can be con gured to set the tag when an over ow occurs. The tag could be used to represent an error state which w ould be propagated through all future computations. Alternatively, the tag could indicate a saturated value, allowing for further computation.
2.1: Functional units
Each functional unit inputs a set of words from the con gurable interconnect, performs a computation based on a set of control bits, and outputs results in the form of data words and status bits. The status outputs allow for data-dependent control to be generated. A generic functional unit is shown in Figure 2a . All functional unit outputs pass through a Con gDelay unit which can be con gured as 0 to 3 register delays, as shown in Figure 2b . These optional registers allow for the creation of very deep pipelines.
A v ariety of functional units can be included in a RaPiD architecture. General-purpose functional units like ALUs, multipliers, shifters, and memories are the most common, but for speci c domains, a special-purpose functional unit which performs a single function i.e. has no control inputs might make the most e cient use of silicon. An example is a Viterbi decoder for communication applications. For other domains, a highly con gurable functional unit might be the right c hoice. For example, a functional unit could be constructed of FPGA-like logic blocks to support a range of bit manipulations like nd rst one, count ones, and normalize. Memories within the datapath provide space for temporary variables, constant tables, and con gurable-length delay lines. The size of memory is an implementation parameter. Our experience has shown that for applications we h a ve programmed, a local memory with 3N entries is su cient for pipelines with N stages. Section 5 examines several functional units that are used in the benchmark architecture.
2.2: Con gurable interconnect
The con gurable interconnect consists of a set of T segmented tracks that run the entire length of the datapath. Each track contains a set of bus segments, some of which are connected by bus connectors con gurable connections that can be open or up to three register delays. All buses have the same width, which matches the data width operated on by the functional units. Some functional units may require or produce double-width data values, which are communicated via two buses. These values can be treated as two independent single-width values and routed independently, for example, to two di erent ALUs for double-precision accumulation.
An input to a functional unit can be zero GND or any one of the T tracks from the interconnect. To accomplish this, each data input is driven by a T + 1 : 1 m ultiplexer, whose dlgT + 1 e select lines are driven by control signals as shown in Figure 3 . The zero input can be used, for example, to clear registers.
RaPiD allows each functional unit output to drive an arbitrary number of buses via T tristate drivers which are con gured using T control bits. Since each tristate driver is con gured independently, an output can fan out to several buses or none at all if the functional unit is unused.
A RaPiD datapath is usually divided into identical units, called cells, which are replicated to form a complete datapath. For example, the simple cell shown in Figure 4 consists of three 1-input functional units with no control inputs FU1s, three 2-input functional units with two control inputs and one control output FU2s, seven tracks, and six bus connectors. The number of cell replications performed to complete the datapath is an architectural design decision which depends on the target technology and the application domain's performance requirements. This division of the datapath into cells is invisible when it comes to mapping applications.
The rst several tracks of the interconnect have bus segments of di ering lengths to allow for many t ypes of data forwarding. However, having xed-length bus segments in all tracks is too restrictive for many situations. For example, a pipelined bus carrying data across the entire array i s v ery common. Moreover, the mapping problem simpli es when the lengths of the bus segments can be varied from application to application. To support con gurable length segments, several of the tracks are populated with bus connectors Figure 4b . A bus connector can drive left, drive right, or be disconnected. The connection is bu ered to reduce delay in high fanout signals and can also be con gured to provide up to three register delays.
3: RaPiD control architecture
The previous section focused on the architectural requirements for interconnecting a RaPiD architecture's functional units. A speci c interconnect is determined by the many control bits found in the multiplexers, tristate drivers, Con gDelay units, bus connectors, and functional units. Table 1a examines the control requirements for the cell of Figure 4a . Since there are seven tracks, each m ultiplexer requires three control bits, and each functional unit data output requires seven tristate drivers. Each bus connector and every functional unit output data and control have a Con gDelay unit which requires two control bits. The total numb e r o f c o n trol bits required for this example is 117. Table 1b shows that a single RaPiD-Benchmark cell requires 396 control bits, and hence a 16-cell datapath for would require 6336 bits. There are several approaches for generating the control for this architecture. The most straightforward method is to treat all control as eld programmable con guration bits like in an FPGA. Unfortunately, this approach is too in exible and only applies to algorithms that can be mapped to a purely static data ow network. Any application that requires, for example, a register to be cleared, a RAM address to be incremented, or an ALU operation to be changed on a speci c cycle needs control that can change on each cycle. Another approach for control generation is a programmed control architecture with a 6Kb wide instruction stream. Unfortunately, generating such a wide instruction on every cycle would be prohibitively expensive. Our solution is to divide the control into hard c ontrol, which is xed for the duration of an application, and soft control, which can change on every cycle. A small percentage of the control bits in a RaPiD architecture need the exibility of soft control. By making the multiplexer control bits soft, the tristate driver control can be made hard. This retains the ability to perform dynamic data forwarding and avoids the extra delay i n troduced by dynamically controlled tristate drivers. In addition, the Con gDelay unit's control is hard since the amount of pipelining in the datapath tends to be xed over the course of an application. Functional units divide their control between hard and soft depending on the required exibility. The nal two columns of Table 1 divide the control into soft and hard bits for both the example cell and the RaPiD-Benchmark cell.
As seen in Table 1 , approximately 25 of the a RaPiD's control is soft and the remaining 75 are eld programmable via SRAM bits as in an FPGA. However, only if the soft control can be generated e ciently, in terms of area and speed, will applications be able to reap the performance bene ts of a RaPiD architecture.
A RaPiD's application domain consists of pipelined computations which are very repetitive. Apart from initialization, nalization, and boundary processing, algorithms spend most of their time in deeply nested computation kernels. Such applications are naturally represented by the composition of deeply nested loops see 3 . Soft control is statically compiled from the nested loop speci cation. The challenging requirements of soft control are low instruction bandwidth and fast instruction generation. Figure 5 examines possible control architectures. The rst method is to convert the required soft control into a set of state machines, which could then be mapped to an FPGA. This approach, shown in Figure 5a , can take advantage of traditional synthesis techniques for optimizing control. However, this is a more ine cient approach than using dedicated counters and comparators, as found in the programmed controller approach of Figure 5b since much of the control state comes from a nested loop speci cation. Unfortunately, a controller with a very long instruction is also expensive in terms of area and would most likely be the performance bottleneck due to overheads in synchronization and instruction bandwidth. b A programmed controller generates a VLIW. c A programmed controller generates a short instruction which is decoded by a con gurable path. d The controller is broken down into multiple, parallel programmed controllers which provide better support for p a rallel loop speci cations.
The length of the instruction can be greatly reduced by making two k ey observations. First, most of the soft control is actually constant for a particular application. Second, because of the regularity of computations, much of the dynamic soft control can be used to control more than one operation in more than one pipeline stage. As a result, our approach for soft control generation is to use a smaller programmed controller with a short instruction along with a con gurable path containing a limited number of buses and logic gates, as shown in Figure 5c . The controller generates instruction bits by executing code derived from the application's loop structure. The con gurable path uses these instruction bits, along with status bits from the functional units, to form the soft control.
The con gurable control path looks like a scaled down version of the RaPiD datapath. A set of con gurable logic blocks are interconnected via a segmented bus structure which runs parallel to the datapath. The rst bus segment in each track can be driven by a n y bit of the instruction word. These bits then ow parallel to the datapath and potentially through logic blocks in order to produce the required soft control signals. The complexity of the logic blocks depends on the architecture's application domain and is typically some sort of look-up table.
In addition to logic blocks, each soft control signal can be optionally inverted. The optional inverter requires a hard control bit to select the true or inverted signal and has optional registers on its output. If a soft control signal is constant for the duration of an application, GND is selected as the input, and the optional inverter is con gured to output a 0 o r 1 .
As in the datapath, a set of segmented tracks run the extent of the array. The number of tracks required in the control path varies by application but is not large because control signals tend to be reused extensively. I n terconnecting con gurable logic blocks and optional inverters is done with multiplexers and tristate drivers, as was shown in Figure 3 . Figure 6 extends the example of Figure 4a for control. A cell of control is shown that generates the 33 soft control bits. Each cell has one logic block, implemented as a 3-input look-up-table 3-LUT. A total of seven tracks are used. The optional inverter structure is shown in Figure 6b . 
3.1: Instruction generator
The instruction word of Figure 5c consists of bits derived from the application's nested loop speci cation. These instruction bits are generated by a programmed controller which is optimized to execute nested loop structures. The algorithm is rst statically compiled to yield a program for this controller. For example, consider the nested loop code of Figure 7a . Each of the four conditions generates one bit of the instruction. Static compilation removes the conditionals on the loop variables, expanding this loop to generate static instructions as shown in Figure 7b . Hence, 1100" represents k==0 && j = 3 && !k 5 && !k==0 && j 3." To execute such loop structures, RaPiD uses a programmed controller designed to produce, on average, at least one instruction per cycle. To a void stall cycles when dealing with the boundary cases of loop nests, the controller packs innermost loops into a single instruction with a count and provides a repeater to issue instructions the appropriate number of times.
Instructions executed by the programmed controller are called C-instructions. The C-instruction inst CNT I" is used to output the instruction word I" to the control path CNT" consecutive times. The C-instruction loop CNT LAST" executes a loop CNT" times, starting at the next program counter and ending at LAST". For example, Figure 8a shows a set of C-instructions equivalent to the loop structure in Figure 7b . The programmed controller design is shown in Figure 8b . A loop stack is used to optimize handling of nested loops. Each time the controller encounters a loop" C-instruction, it lls the LoopCount, BeginPC, and EndPC registers and pushes any prior loop data onto the loop stack. The controller then executes the loop body until EndPC==PC. Then, PC is replaced with BeginPC and LoopCount is decremented. When LoopCount equals one, the loop stack is popped, forcing the controller to fall through after the last iteration of the loop body. This specialized implementation requires only one cycle for loop initialization; the remainder of the loop processing is isolated in the loop stack and program counter and is overlapped with executing the loop body. This compares favorably to more typical loop approaches where looping instructions appear in the loop body itself.
Even though a single programmed controller is su cient, it is not the best match for a speci cation consisting of parallel loop nests. For example, to implement the loop nest of Figure 7a running in parallel with another loop nest, a single controller would have t o take, in the worst case, the cross-product of the two loops nests to generate all instructions words and would require a very large instruction store. A more e cient approach i s t o have m ultiple controllers with small instruction stores running in parallel, one per parallel loop nest, as shown in Figure 5d . Synchronization between parallel loops is done via signal wait primitives. A synchronization unit watches the ow of C-instructions from all controllers and aligns the streams according to the signal wait pairs. The C-instruction signal NUM" is a non-blocking operation tells controller number NUM" t o stop waiting or to skip its next wait if not currently waiting. The C-instruction wait I" simply repeats instruction word I" u n til a signal arrives.
Unfortunately, instruction bits that depend on variables across controllers may require the use of additional logic gates in the con gurable path. To reduce this gate requirement, the outputs of all controllers are merged to form a single instruction stream, as shown in Figure 5d . The merge unit could be a con gurable PLA-type structure or a simple bitwise-OR if less complexity is needed.
4: RaPiD memory architecture
Within a RaPiD architecture, memory accesses are decoupled from the instruction stream. The sequences of memory references from the nested loop speci cation are mapped to address generators, as shown in Figure 9 . Each address generator is associated with a FIFO, forming an input or an output stream. Using the addresses from the address generators, input stream FIFOs are lled from memory and output stream FIFOs are emptied to memory. These reads and writes are handled by a memory interface which routes addresses and data between the streams and external memory modules. The memory must provide high bandwidth either through fast SRAM memory technology, aggressive i n terleaving, and or batching and out-of-order handling of addresses. Applications typically execute between one and three operations per cycle so that the memory must sustain a data transfer of up to three words cycle. The memory interface also provides a memory-mapped mechanism to stream data from external sensors instead of external memory.
The address generators closely resemble the programmed controller in Figure 8b but produce addresses instead of instructions. In order to output more than one address per cycle on average, addresses are packaged with a count and a stride. The repeater in Figure 9 di ers from the repeater in Figure 5d since it must increment the address by the stride on each repeat.
The addressing pattern for each stream is statically determined at compile time. The timing of reads and writes to the stream FIFOs is determined by instruction bits in the The address generator p roduces a stream of addresses which are serviced by the memory interface. The corresponding data is then put into or taken from the appropriate FIFO.
control path, as illustrated in Figure 9 . Synchronization between the data and instruction streams is achieved by halting the RaPiD array when a data FIFO is empty on a read or full on a write.
5: RaPiD benchmark architecture
The previous sections discussed architectural features that apply to all RaPiDs. This section develops a speci c RaPiD architecture, called RaPiD-Benchmark, as an illustrative example. We will present cost, performance, and power results using this benchmark architecture.
RaPiD-Benchmark's application domain consists primarily of signal processing applications. Such a domain often requires high precision multiply-accumulates operations, and hence RaPiD-Benchmark has a 16-bit xed-point datapath with 16 16 bit multipliers and support for 32 bit accumulates. A RaPiD-Benchmark cell comprises three ALUs, three 64-word RAMs, six general purpose registers, and one multiplier. There are 14 data tracks and 32 control tracks. This cell is replicated 16 times to form the complete RaPiDBenchmark datapath. This mix of functional units was chosen based on the requirements of a range of signal processing applications.
RaPiDs contain an abundance of registers, most of which are used to pipeline the computation. Often a more exible register is required to store constants and or temporary values and to forward values from a bus segment in one track to a segment in another track. A functional unit consisting solely of a con gurable delay provides this exibility. W e call such a functional unit a general purpose register GP register.
The most commonly used functional unit is the general-purpose arithmetic logic unit ALU. Multiple ALUs can be combined in a pipelined way to compute a multiple-width operation, most typically as a 32-bit add for multiply-accumulate computations. The output register of the ALU can also be used as the accumulator for multiply-accumulate operations.
RaPiD-Benchmark includes three local memories per cell. The RAM address is supplied either by the datapath or by a local address generator that supports simple sequential memory access. If values are read and written sequentially, as is the most common case, then no datapath resources need to be used for address generation. Some applications use the RAMs as a con gurable-length shift register that delays the values by a xed number of clock cycles. This is implemented by allowing a read followed by a write to the same address in one clock cycle.
The multiplier unit is a two stage booth encoded multiplier which takes two 16-bit inputs and produces a 32-bit result. The result can be shifted by a statically programmed amount to maintain the appropriate xed-point representation. Both halves of the result are available as output via separate sets of bus drivers.
The instruction generator is comprised of four programmed controllers, a synchronizer, and a bitwise OR merge unit. There are three input and three output streams, each containing an address generator.
Con guration memory to store hard control is implemented as a static RAM organized into words of 16 bits each. Words in this RAM can be written in any order so that recon guration can be streamlined. To a void driving buses with two di erent bus drivers during recon guration, each bus has an associated daisy-chained priority signal that ensures at most one driver is enabled at any time. This low-overhead mechanism simpli es and speeds up the recon guration process.
6: Performance
This section analyzes the performance, area cost, and power consumption of the RaPiDBenchmark architecture presented in the previous section. This analysis is based on the layout of the components of the RaPiD-Benchmark cell. This layout uses a vintage-1995 3.3v 0:5 CMOS process using MOSIS scalable submicron design rules. These components were fabricated through MOSIS using two test chips. Tests of those chips substantiated the performance results presented here.
We rst present the delays for the components of the RaPiD-Benchmark cell and show that a 100 MHz clock is feasible for a scalable pipeline in this technology. The performance results we present later for various applications are based on this 100 MHz clock. We next present the area of these components and the entire RaPiD-Benchmark cell to show the relative sizes of the computing structures and the con guration hardware. Finally, w e present estimates of the power consumption of the RaPiD-Benchmark cell.
6.1: Speed
In order to achieve a 100 MHz clock rate, the longest combinational delay in the datapath must not exceed 10ns, including the register setup time. The delay o f v arious components is given in Table 2a as measured by HSpice on the layout. Multiply1 and Multiply2 refer to the rst and second pipeline stages of the multiplier. The In!Clk delay i s the combinational delay of the component from the input bus segment to the register, including the input multiplexer and the setup time of the register. The Clk!Out delay is the combinational delay of the component from the register to the output bus segment, including the register propagation delay and delay driving the bus. The combinational bypass column gives the delay from the input bus segment to the output bus segment when no register is used. Table 2b gives a number of register-to-register paths whose delays are less than 9ns. This shows that the RaPiD-Benchmark architecture will run at 100MHz, with a timing margin of 10, as long as applications can be pipelined, placed, and routed within this path delay constraint. Because of the generous number of con gurable delay elements in the datapath, it is straightforward to pipeline the computation to meet this path delay constraint. The multiplier is generally on the critical path, but the delay i s w ell-balanced with that needed by other communication paths. In cases where feedback loops are present, the circuit will necessarily be C-slowed 9 , that is, run at the 100 MHz clock rate, but with su cient additional registers so that results are produced every N cycles, where N 1. Table 3 presents the area of each the RaPiD-Benchmark components and the percentage of the cell area devoted to each part of the datapath. This area is given in units of mega-2 .
6.2: Layout area
The total cell area of 56.35M 2 converts to 5.07 mm 2 for = :3 0.5 process and 2.25 mm 2 for = :2 0.35 process, assuming the same design rules. The area gures are divided into three categories: functional units, con gurable interconnect and control. Approximately one third of the area is allocated to each. Figure 10 shows the oorplan of a RaPiD-Benchmark cell. The top part of the array is devoted to multipliers and data memories. The middle part is the segmented interconnection structure overlaid on ALUs, registers, and bus connectors. The bottom part is the control path and also contains the static con guration cells.
Each of the 104 soft control bits in Table 3 includes an optional inverter, a con gurable delay, a 32:1 multiplexer, and the SRAM con guration cells required for these elements. The datapath's 292 hard control bits are implemented with 312 SRAM cells 20 unused since a very regular layout is produced by distributing 3 hard control bits around each soft control bit.
The straightforward interpretation of the results in Table 3 is that the con guration overhead approximately triples the area of the layout. But this analysis ignores many factors. On one hand, a hardwired circuit needs both interconnect and some form of control, typically provided by FSMs, both of which are called overhead here. On the other hand, a hardwired circuit would typically not use all the functional units or the full data width. Even more perplexing is how t o e v aluate the ability of a con gurable datapath to execute a variety of di erent computations while a xed circuit executes only one. The approximately 67 overhead for RaPiD datapaths compares well with the approximately 95-98 overhead for FPGAs. Table 4 estimates the area of the components needed outside the datapath itself. This area represents about 15 of the total area of a 16-cell array. The RaPiD architecture has features that make it attractive for low p o wer applications. Communication in the linear array is done using relatively short buses, and only units that are used by an application consume power. This is done by turning o the clock t o registers that are con gured out of the computation and tying inputs of unused functional units and buses to ground. Thus power is used only to drive the clock backbone and to clock the units actually performing computation and data communication. Table 5a gives an estimate of the power consumption for various components in the datapath. These gures were derived using HSpice and PowerMill to analyze the layout. Each e n try gives the average operating current used by the RaPiD component. Bus transfer refers to driving a value from the output of one functional unit, or bus connector, to the input of another via a long bus. These gures do not give a true indication of possible low-power performance since our layout of the RaPiD components was optimized for performance rather than power e.g. the local memories dissipate static power. Table 5b shows the power consumed by the RaPiD datapath for a set of applications. If all components and buses were clocked, peak power would be 6.1W. These power gures illustrate the improvement that can be obtained by using con guration information to reduce power consumption. We emphasize that these numbers are only estimates.
6.4: Application performance results
This section presents the overall performance results for several applications that have been mapped to the RaPiD-Benchmark architecture. References 5 and 3 contain the details on how these applications are mapped to a RaPiD pipeline.
Matrix multiply can be performed on arbitrarily sized matrices. Once the pipeline is full and assuming no memory stalls RaPiD performs at a sustained rate of approximately 1:6 billion MACs multiply-accumulates per second. The precise performance depends on memory stalls, frequency of recon guration, matrix dimensions, and tiling granularity. A n average of 1.5 memory accesses are performed per cycle. A relatively pedestrian memory system can keep up the pace for the mostly linear addressing performed by matrix multiply.
A 16-cell RaPiD array can e ciently compute an 8 8 2D-DCT by performing two matrix multiplies in the datapath, passing the transposed output of the rst multiply to the input of the second. For images larger than 256x256 pixels, RaPiD achieves a sustained rate of almost 1:6 billion MACs, including recon guration overhead between images, with an average of 2 memory accesses per cycle.
Motion estimation is a very compute-intensive application that is performed in conjunction with data compression of moving images. As with matrix multiply and DCT, RaPiD performs at a sustained rate of 1:6 billion di erence absolute value accumulate operations per second but with an average of 0.1 memory accesses per cycle. This performance is achievable even for relatively small images.
Motion picture compression requires motion estimation and DCT on each frame. Given a recon guration time of 2000 cycles 20 sec., little performance is lost to recon guration and pipeline lling. For a standard 720 576 frame, RaPiD-Benchmark processes about 12 frames sec when executing both full motion estimation and DCT including 4000 recon guration cycles per frame and pipeline lling.
6.5: Comparison to other architectures
RaPiD is most similar to systolic array architectures, which h a ve been used for the past 20 years to solve computationally intensive problems. Most systolic arrays appear as ASICs, although some programmable systolic arrays have been de ned, notably the Intel iWarp. Programmable systolic arrays use a very di erent control model based on the standard microprogrammed control of a general datapath. iWarp in particular closely resembled a microprocessor with hardware support for systolic communication. In contrast, RaPiD is much more ne-grained with small memories, con gurable interconnect and a very e cient con gurable control mechanism. RaPiD is clearly able to execute linear systolic algorithms, and in fact most RaPiD algorithms are systolic. But RaPiD can also be con gured to implement algorithms that are not systolic, for example a Viterbi decoder and a spline generator pipeline.
RaPiD is somewhat similar to SIMD and vector architectures, which also use very short instructions relative to the number of operations being performed. RaPiD is similar to SIMD in that a single instruction is used to control all stages of the pipeline. But RaPiD is not restricted in the same way because of its con gurable control path. For example, the RaPiD pipeline can be con gured to perform two di erent computations in two different parts of the pipeline. RaPiD is also similar is some ways to vector architectures, where the data memories are viewed as distributed vector registers. However, these RaPiD memories do not have the high bandwidth to memory that vector registers do, and vector architectures do not take advantage of the local reuse of data and the ne-grained chaining inherent in systolic algorithms.
Quantitative comparisons to other architectures are di cult because of di erences in technology, application details, data format, and memory systems. For comparison, we cite here performance results for a high-performance digital signal processor and one of the highest performance FPGA-based recon gurable computing machines.
De Greef et al. derive a motion estimation algorithm highly optimized for DSP-style architectures 4 . In a case study of the 50MHz Texas Instruments TMS320C80 digital signal processor containing four 32-bit DSPs and one 64-bit RISC processor, they show that 23 TMS320C80 chips can implement motion estimation of 720 576 pixel frames at 25 frames second. A 60MHz version would reduce this requirement t o 1 2 c hips.
The PAM P 1 is an FPGA-based recon gurable computing machine consisting of 23 Xilinx XC3090 FPGAs, a 4MB local RAM, and a 100MB s host bus. The PAM project has reported some of the best performance for con gurable machines. A single PAM P 1 board can perform 2D-DCT at a rate of 1.4 GOPS an OP is a multiply, add, subtract or shift 2 . This section showed that RaPiD achieves 1.6 GOPS.
7: Conclusion
RaPiD represents an e cient con gurable computing solution for regular computationallyintensive applications. By combining the appropriate amount of static and dynamic control, it achieves substantially reduced control overhead relative to FPGA-based and generalpurpose processor architectures. Processors must devote resources to be able to perform irregular and unpredictable computations, while FPGAs must devote resources to construct unpredictable circuit structures. RaPiD is optimized for highly predictable and regular computations which reduces the control overhead. The assumption is that RaPiD datapaths will be integrated closely with a RISC engine on the same chip. The RISC would control the overall computational ow, performing the unstructured computations which it does best, while farming out the heavy-duty, brute-force computation to RaPiD.
One open question then is how to best incorporate RaPiD into a larger system comprising a general-purpose processor and a more general memory system. One approach is to treat it as a co-processor. However, we believe that RaPiD should be bound much more closely to a general-purpose processor. In this model, it would be viewed as a special functional unit of the processor with its own special path to memory that could include the processor cache where appropriate. In such a model, the granularity of the computation passed to RaPiD could be relatively small, and the con guration information could be contained in the instruction stream and decoded to con gure the RaPiD datapath. Such a tight i n teraction would greatly increase the application domain of RaPiD. Processors incorporating a RaPiD array could be used for both general-purpose computing as well as compute-intensive applications like digital signal processing.
